Language :
中文
周健军
Home
Scientific Research
Research Field
Paper Publications
Patents
Published Books
Research Projects
Teaching Research
Teaching Resources
Teaching Information
Teaching Achievement
Awards and Honours
Admission Information
Student Information
My Album
Blog
MOBILE Version
Paper Publications
Current position:
Home
>
Scientific Research
>
Paper Publications
[1] Area-Efficient 28-GHz Four-Element Phased-Array Transceiver Front-End Achieving 25.2% Tx Efficiency at 15.68-dBm Output Power IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2022,
[2]zhoujianjun. An Inverter-Based Continuous Time Sigma Delta ADC With Latency-Free DAC Calibration IEEE Transaction on Circuits and Systems I-Regular Papers, 2020,
[3] An 18.1 mW 50 MHz-BW 76.4 dB-SNDR CTSDM With PVT-Robust VCO Quantizer and Latency-Free Background-Calibrated DAC IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022,
[4]zhoujianjun. A Power-Efficient CMOS Image Sensor with In-Sensor Processing and In-Pixel Gain Calibration 2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
[5]zhoujianjun. A Harmonic Rejecting N-Path Filter with Harmonic Gain Calibration Technique CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022,
[6] <p>A 0.023-12 GHz ultra-wideband frequency synthesizer with FOMT of-251.8 dB</p> MICROELECTRONICS JOURNAL, 2022,
[7] A Fast-Settling Phase-Locked Loop Utilizing Cycle-Slipping-Elimination PFDCP IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022,
[8] A 16/32 Gbps Dual-Mode SerDes Transmitter with Linearity Enhanced SST Driver Ieice Transactions on Fundamentals of Electronics Communications and Computer Sciences, 2022,
[9] A Latency-Optimized Lookup Table for Nonlinearity Calibration in VCO-Based Sigma-Delta ADCs 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021,
[10] A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022,
[11] A 2.4 GHz receiver with a current-reused inductor-less noise-canceling balun LNA in 40 nm CMOS Microelectronics Journal, 2021,
[12] A fully integrated multiphase switched-capacitor DC-DC converter with PFM control and charge sharing loss reduction Microelectronics Journal, 2021,
[13] A 28 Gb/s 2-Tap FFE Source-Series-Terminated Transmitter in 22 nm CMOS FDSOI 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018,
[14] A 1mW 20MHz Bandwidth 9.51-ENOB Dynamic-Amplifier-Based Noise-Shaping SAR ADC 2018 IEEE 2nd International Conference on Circuits, System and Simulation, ICCSS 2018, 2018,
[15] Gain-boosted Complementary Dynamic Residue Amplifier for a 160 MS/s 61 dB SNDR Noise Shaping SAR ADC 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), 2018,
total31 1/3
first
previous
next
last
Page
沪ICP备05052060 版权所有©上海交通大学
Click:
